

## DELAYED ENCODING BASED JOINT VIDEO AND STILL IMAGE PIPELINE WITH STILL BURST MODE

### 1    **Technical Field**

2            The technical field relates to video imaging systems, and, in particular, to joint  
3 video and still image pipelines.

### 4    **Background**

5            Digital cameras are widely used to acquire high resolution still image  
6 photographs. Digital video cameras are also used to record home videos, television  
7 programs, movies, concerts, or sports events on a magnetic disk or optical DVD for  
8 storage or transmission through communications channels. Some commercial cameras  
9 are able to take both digital video and digital still image photographs. However, most of  
10 these cameras required a user to switch between a video recording mode and a digital still  
11 image mode. Separate pipelines are generally used for each of the video recording and  
12 still image modes. Examples of these cameras include SANYO ID-SHOT<sup>®</sup> and  
13 CANNON POWERSHOT S300<sup>®</sup>. The SANYO ID-SHOT<sup>®</sup> uses an optical disk, whereas  
14 the CANNON POWERSHOT S300<sup>®</sup> uses synchronous dynamic random access memory  
15 (SDRAM). However, both cameras are still image cameras that have the capability of  
16 taking video clips, using separate pipelines.

17           Other cameras use a single software pipeline to acquire both digital video and low  
18 quality still images by taking one of the video frames as is, and storing the particular  
19 video frame as a high resolution still image. Examples of such cameras include JVC GR-  
20 DVL9800<sup>®</sup>, which is a digital video camera that allows a user to take a picture at certain  
21 point in time. However, the pictures taken generally are of low quality, because a low  
22 resolution video pipeline is used to generate the high resolution still image pictures.

23           When still images are acquired in burst mode, current cameras try to process both  
24 pipelines independently. If a single hardware processing pipeline is used, a large frame  
25 buffer may be needed to store video frames while the burst mode still images are  
26 processed. However, a large frame buffer is costly, and build up delay on the video side  
27 may be undesirable.

28           Other cameras try brute force real time processing, which is costly.

### 29    **Summary**

30           A method and corresponding apparatus for concurrently processing digital video  
31 frames and high resolution still images in burst mode include acquiring with high priority

video frames and high resolution still images in burst mode from one or more image sensors, and storing with high priority the video frames and the high resolution still images in raw format in a memory during acquisition of the high resolution still images in burst mode. The method and corresponding apparatus further include processing with low priority the video frames stored in the memory using a video pipeline, and processing the high resolution still images acquired during the burst mode using a high resolution still image pipeline. The high resolution still image pipeline runs concurrently with the video pipeline.

In an embodiment, the video frames and the high resolution still images are acquired and stored in real time. In another embodiment, the high resolution still images are filtered and downsampled to be inputted into the video pipeline to make up deficiencies. In yet another embodiment, the video frames and the high resolution still images are processed into a standard format by an image/video transcoding agent.

#### **Description of the Drawings**

The preferred embodiments of the method and corresponding apparatus for concurrently processing digital video frames and high resolution still images in burst mode will be described in detail with reference to the following figures, in which like numerals refer to like elements, and wherein:

Figure 1 illustrates an exemplary operation of an exemplary joint video and still image pipeline;

Figure 2 illustrates a preferred embodiment of a video camera system using the exemplary joint video and still image pipeline of Figure 1;

Figure 3 illustrates an exemplary hardware implementation of the exemplary joint video and still image pipeline of Figure 1;

Figures 4A- 4C are flow charts describing in general the exemplary joint video and still image pipeline of Figure 1;

Figure 5 illustrates an exemplary multithread system for concurrently processing video frames and high resolution still images in burst mode; and

Figures 6A and 6B illustrate an exemplary memory map to implement the multithread system of Figure 5.

#### **Detailed Description**

A digital video camera system may utilize a joint video and still image pipeline that simultaneously acquires, processes, transmits and/or stores digital video and high resolution digital still image photographs. The joint pipeline may include a video pipeline

1 optimized for digital video frames and a high resolution still image pipeline optimized for  
2 high resolution digital still images. The digital video camera system may also  
3 concurrently acquire and process video frames and high resolution still image in burst  
4 mode using delayed encoding technology. The delayed encoding technology acquires  
5 video frames and burst mode still images in raw format without processing, and stores the  
6 video frames and the high resolution still images acquired during the burst mode into a  
7 memory or storage device. The video frames and the high resolution still images may be  
8 processed with low priority if extra time and processing power are available. The digital  
9 video camera system processes the stored video frames and the stored high resolution still  
10 images acquired during the burst mode after the burst mode or video recording stops.

11 Figure 1 illustrates an exemplary operation of an exemplary joint video and still  
12 image pipeline, which is capable of simultaneously capturing digital video frames 120  
13 and high resolution digital still image frames 110. The video frames 120 may be acquired  
14 at, for example, 30 frames per second (fps). During video frame acquisition, a snapshot  
15 102 may be taken to acquire a particular still image frame 110 in high resolution, which is  
16 then processed. During the high resolution still image processing, all incoming video  
17 frames 120 that are captured during that time may be temporarily stored, i.e., buffered, in  
18 a frame buffer 330 (shown in Figure 3) before being processed. Both the video frames  
19 120 and the high resolution still image frame 110 may be stored or transmitted through  
20 communications channels, such as a network.

21 Figure 2 illustrates a preferred embodiment of a video camera system 200 using  
22 the exemplary joint video and still image pipeline. In this embodiment, a video pipeline  
23 220 and a high resolution still image pipeline 210 share a same high resolution image  
24 sensor 240. The high resolution image sensor 240, which may be a charge coupled  
25 device (CCD) sensor or a complimentary metal oxide semiconductor (CMOS) sensor,  
26 may take high resolution still image frames 110 while acquiring medium resolution video  
27 frames 120. This embodiment is inexpensive because the video camera system 200 uses  
28 one hardware processing pipeline 300 (shown in Figure 3) with one image sensor 240 and  
29 one processor 360 (shown in Figure 3).

30 The image sensor 240 typically continuously acquires high resolution video  
31 frames 120 at a rate of, for example, 30 fps. Each of the high resolution video frames 120  
32 may be converted into a high resolution still image photograph 110. When a user is not  
33 interested in taking a high resolution still image photograph 110, the only pipeline  
34 running may be the video pipeline 220, which acquires high resolution video frames 120,

1 and downsamples the frames to medium resolution (for example, 640x480), then  
2 processes the medium resolution video frames 120. When the user wants to acquire a  
3 high resolution still image frame 110, the image acquired by the high resolution image  
4 sensor 240 can be used both in the video pipeline 220 as well as in the high resolution still  
5 image pipeline 210 (described in detail later).

6 The video camera system 200 may include a storage device 250 and a connection  
7 with a communications channel/network 260, such as the Internet or other type of  
8 computer or telephone networks. The storage device 250 may include a hard disk drive,  
9 floppy disk drive, CD-ROM drive, or other types of non-volatile data storage, and may  
10 correspond with various databases or other resources. After the video frames 120 and the  
11 high resolution still image frames 110 are acquired, the video frames 120 and the high  
12 resolution still image frames 110 may be stored in the storage device 250 or transmitted  
13 through the communication channel 260. The video camera system 200 may also include  
14 an image/video transcoding agent 270 for encoding the video frames 120 and the high  
15 resolution still image frames 110 into a standard format, for example, tagged image file  
16 format (TIFF) or Joint Photographic Experts Group (JPEG).

17 Figure 3 illustrates an exemplary hardware implementation of the preferred  
18 embodiment of the exemplary joint video and still image pipeline. This embodiment  
19 includes the single hardware processing pipeline 300 supporting two software pipelines.  
20 A sensor controller 310 may be controlled by a user to retrieve high resolution mosaiced  
21 still image frames 110 at a rate of, for example, one every thirtieth of a second to generate  
22 a video signal. The sensor controller 310 may then store the selected high resolution still  
23 image frames 110 into a memory 320. The memory 320 may include random access  
24 memory (RAM) or similar types of memory. Next, the high resolution still image frames  
25 110 may be processed using a processor 360, which may be a microprocessor 362, an  
26 ASIC 364, or a digital signal processor 366. The ASIC 364 performs algorithms quickly,  
27 but is application specific and only performs a specific algorithm. On the other hand, the  
28 microprocessor 362 or the digital signal processor 366 may perform many other tasks.  
29 The processor 360 may execute information stored in the memory 320 or the storage  
30 device 250, or information received from the Internet or other network 260. The digital  
31 video and still image data may be copied to various components of the pipeline 300 over  
32 a data bus 370.

33 In the video pipeline 220, the processor 360 may downsample, demosaic, and  
34 color correct the video frames 120. Next, the processor 360 may compress and transmit

the video frames 120 through an input/output (I/O) unit 340. Alternatively, the video frames 120 may be stored in the storage device 250.

Both pipelines 210, 220 may be executed concurrently, i.e., acquiring high resolution still image photographs 110 during video recording. A frame buffer 330 may store video frames 120 while the processor 360 is processing the high resolution still image frame 110. The sensor controller 310 may still capture video frames 120 at a rate of, for example, 30 fps, and store the video frames 120 into the memory 320. The processor 360 may downsample the video frames 120 and send the downsampled video frames 120 into the frame buffer 330. The frame buffer 330 may store the downsampled video frames 120 temporarily without further processing. This may incur some delay in the video pipeline 220 if the video is directly transmitted through the communications channel 260. However, this delay may be compensated by a similar buffer on the receiver end. During video frame buffering, the high resolution still image frame 110 may be processed by the processor 360, using complex algorithms. At the same time, the video frames 120 may be continuously stored into the memory 320, downsampled, and sent into the frame buffer 330 to be stored.

Although the video camera system 200 is shown with various components, one skilled in the art will appreciate that the video camera system 200 can contain additional or different components. In addition, although the video frames 120 and the still image frames 110 are described as being stored in memory, one skilled in the art will appreciate that the video frames 120 and the still image frames 110 can also be stored on or read from other types of computer program products or computer-readable media, such as secondary storage devices, including hard disks, floppy disks, or CD-ROM; a carrier wave from the Internet or other network; or other forms of RAM or ROM. The computer-readable media may include instructions for controlling the video camera system 200 to perform a particular method.

Figures 4A- 4C are flow charts describing in general the exemplary joint video and still image pipeline. Referring to Figure 4A, operation of the video pipeline 220, shown on the left, typically results in continuous processing of video frames 120. Operation of the high resolution still image pipeline 210, shown on the right, typically results in processing a high resolution still image frame 110 every time the user wants to acquire a high resolution photograph.

After raw pixel video data of video frames 120 are acquired, for example, at 1024x1008 and 30 fps (block 400), the video frames 120 may be downsampled and





are typically stored in the memory 320 or the storage device 250. This process has high priority. Some loss-less compression may be conducted so that less storage is needed.

Block 520 represents real time acquisition, downsampling, and storage of video frames 120 at, for example, (30-B) fps. The high resolution still image frames 110, for example, B frames, are inputted into the video processing pipeline 220. During processing, the high resolution still image frames 110 may be filtered and downsampled to generate lower resolution video frames to be inputted into the video processing pipeline 220 to make up the deficiency. For example, if video frames are sampled at 30 fps, and high resolution still image frames are acquired at 3 fps, then one out of ten frames are sent to the high resolution still image pipeline 210. The frames are later downsampled and inputted into the video pipeline 220. Alternatively, the filtering and downsampling process may be performed in block 530 (described later). The video frames 120 are also stored in raw format in the memory 320 or the storage device 250. This process also has high priority.

In block 530, low priority video processing pipeline 220 processes and compresses buffered video frames 120 and the video frames 120 stored during process 520. Therefore, while processes 510 and 520 have high priority, any extra time and processing power may be used to process and compress the stored video frames 120.

In block 540, low priority still image processing pipeline 210 processes and compresses each of the raw high resolution still image frames 110. Whenever extra time and processing power are available, the processors 360 may process small amount of high resolution still image frames 110.

Processes 530 and 540 remain active with low priority until all the video frames 120 and the high resolution still image frames 110 stored in processes 510 and 520 have been successfully encoded and stored. Therefore, the overall data is stored in real time, and low priority processes process the data in the background with non-real time processing, so as to reduce computational burden. Processes 510, 520, 530 and 540 may be implemented independently with the one or more processors 360.

For example, 90% of time may be spent on processes 510 and 520, and 10% of time on processes 530 and 540. When the user stops the burst mode or video recording, the low priority processes 530 and 540 gain higher share of the total processing power. In the above example, if burst mode is stopped, process 520 is processed at 30 fps, as opposed to (30-B) fps, because no more high resolution still image frames 110 are acquired.



1           If memory space is available, the video camera system 200 continues to compress  
2 video frames 120 and still image frames 110 in the memory 320 or the storage device  
3 250. However, if the memory 320 or the storage device 250 is filled up with no extra  
4 space to process and compress new video frames 120 and burst mode high resolution still  
5 image frames 110, a flag may be used to signal that image and/or video acquisition needs  
6 to stop. Processes 530 and 540 may take advantage of the internal memory 320 and  
7 frame buffer 330 to continue processing and compressing the buffered video frames 120  
8 and the raw still images 110, thus freeing up some storage space for more image and/or  
9 video acquisition. If this is not achieved, then the video frames 120 and the high  
10 resolution still image frames 110 may be encoded at transmission/download time with the  
11 image/video transcoding agent 270. In other words, if the video frames or the still image  
12 frames are not fully encoded due to lack of memory space, the video frames and the still  
13 images frames can be encoded fully at download time by the image/video transcoding  
14 agent 270.

15           Within the video camera system 200, the video frames 120 and the high resolution  
16 still image frame 110 may be kept in a nonstandard proprietary format. The image/video  
17 transcoding agent 270, which typically runs on the video camera system 200, detects  
18 when a video frame 120 or a high resolution still image frame 110 is to be downloaded  
19 and transcodes the proprietary loss-less (or near loss-less) raw video frame 120 or high  
20 resolution still image frame 110 into a processed video or image, which is then packed  
21 into a standard compression format, for example, TIFF or JPEG. Alternatively, the  
22 image/video transcoding agent 270 may run on a docking station or on the host personal  
23 computer (PC).

24           Figures 6A and 6B illustrate an exemplary memory map 600 to implement the  
25 multithread system of Figure 5. Referring to Figure 6A, video compressed bitstream 620  
26 appears at the top of the memory map 600. When the user starts the burst mode, a marker  
27 640 is placed in the video bitstream 620, signaling that little processing or compressing  
28 occurs from that point in time. High priority processes 510, 520 perform real time  
29 acquisition and storage of video frames 120 and high resolution still image frames 110 in  
30 raw format during the burst mode. After the burst mode or video recording stops, or if  
31 extra time and processing power exist, low priority processes 530, 540 take over and  
32 resume processing.

33           Video frames 120 and high resolution still image frames 110 acquired during the  
34 burst mode are stored in raw format at the bottom of the memory map 600. For example,

1 S<sub>1</sub>, S<sub>7</sub>, S<sub>13</sub> are high resolution still image frames #1, #7, and #13, whereas V<sub>2</sub>, V<sub>3</sub>, V<sub>4</sub>, V<sub>5</sub>,  
2 V<sub>6</sub>, V<sub>8</sub>, V<sub>9</sub>, V<sub>10</sub>, V<sub>11</sub>, V<sub>12</sub>, V<sub>14</sub>-V<sub>18</sub> are video frames #2, 3, 4, 5, 6, 8, 9, 10, 11, 12, 14-18.  
3 In other words, in this example, three burst mode high resolution still image frames S<sub>1</sub>,  
4 S<sub>7</sub>, S<sub>13</sub> are generated from 18 frames. After the high resolution still image frames 110 are  
5 acquired, or if extra time and processing power exist, low priority processes 530, 540 start  
6 processing the raw data, i.e., still image frames S<sub>1</sub>, S<sub>7</sub>, S<sub>13</sub> and the rest of the video  
7 frames. The low priority processes also combines the video frames 120 with filtered and  
8 downsampled versions of the high resolution still image frames 110 in order to generate a  
9 continuous compressed video sequence 120. For example, the processors 360  
10 downsample S<sub>1</sub> into V<sub>1</sub>, S<sub>7</sub> into V<sub>7</sub>, and S<sub>13</sub> into V<sub>13</sub>, so that a continuous video sequence  
11 is generated, from V<sub>1</sub> to V<sub>18</sub>.

12 Referring to Figure 6B, video before burst mode 621 are stored before the marker  
13 640, whereas video after the burst mode 622 are stored after the marker 640. The marker  
14 640 points to video sequence acquired during the burst mode 635, followed by another  
15 marker 645 pointing back to the video after the burst mode 622. Therefore, no  
16 discontinuation exists in the video sequence 120. The high resolution still image frames  
17 S<sub>1</sub>, S<sub>7</sub>, S<sub>13</sub> are processed and placed separately in the memory map 600 from the video  
18 sequence acquired during the burst mode 635. This linking mechanism in the memory  
19 map 600 is similar to computer file system.

20 While the method and apparatus for concurrently processing digital video frames  
21 and high resolution still images in burst mode have been described in connection with an  
22 exemplary embodiment, those skilled in the art will understand that many modifications  
23 in light of these teachings are possible, and this application is intended to cover any  
24 variations thereof.